Tracing back the 'x value generated by a variable

SystemVerilog
, ,
2

In reply to sj1992:

Both signals contribute to clkout being 'x. Only you or the designer would know what the signals should have been.