To Check clock alignment using system verilog assertion

[praveen1705]

In reply to ben@SystemVerilog.us:

Thanks Ben