To Check clock alignment using system verilog assertion

SystemVerilog
, , ,
3

In reply to ben@SystemVerilog.us:

Thanks Ben, Modified the code as per my specifications and it got worked.

Could you please let me know what this if block is doing?
if (!randomize(v) with {
v dist {0:= 1, 1 := 1, 2 := 1};
})