Timescale difference between a Verilog file and a SystemVerilog file

[coldler]

In reply to dave_59:

Thanks for the answer and the useful tips.