The rise and fall/rise of two signals are between 2 time margins

SystemVerilog
, ,
2

In reply to VerifEx:

Check out the following link and modify it appropriately
https://verificationacademy.com/forums/systemverilog/checking-clock-period-using-system-verilog-assertion

Ben Ben@systemverilog.us