Verification Academy
The object at dereference depth 1 is being used before it was constructed/allocated. Please make sure that the object is allocated before using it
UVM
UVM-SystemVerilog
,
UVM
alexd555
June 12, 2019, 8:26pm
11
I get:
objections raised, skipping phase
show post in topic