SystemVerilog assertions in synthesized design

Hate to necro this thread, but is this still the best solution?

Do synthesis tools still not preserve assertions, or is there a way to have the synthesis tools transform the assertions for use in a post synthesis netlist?