Systemverilog assertion what is the difference between "A throughout B" and "B throughout A"?

SystemVerilog
,
4

In reply to UVM_LOVE:

SHould work per your waveform.
The throughout operator specifies that a signal (expression) must hold throughout a sequence. ( b throughout R ) is equivalent to ( b [*0:$] intersect R )

show your code