SystemVerilog Assertion label

[markylew]

In reply to ben@SystemVerilog.us:

Thanks Ben!