System Verilog typing warning.This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes

[manavshah33]

In reply to janudeep3:

@Anudeep_J

speed_port0 is one of the temporary register I created and I am passing its value to the sequence item class port0.