System Verilog Program Block

SystemVerilog
5

In reply to vardhana:

Extern declarations are associated with classes, not program blocks.

Use a module and completely define all tasks within the module.