System Verilog Program Block

In reply to vardhana:

I read the article, thanks for pointing that.

But, if i use Program then cant i declare the externs?