System Verilog coverge sampling using class instead of Mod

[dave_59]

In reply to Harsha vardhan:

Change your code.

Impossible to fix your error as you have not said what it is.