System Verilog coverage

In reply to dyno:

Depends on what your testing requirements are, but usually one hit is good enough. The default at_least covergroup option is 1 hit for s bin to be considered covered. But tools may still keep counting hits for debug usage.