System Verilog coverage

In reply to dave_59:

I have to clarify a question I have because I’m new to the verification field: Does it matter how many times I hit the bins?