In reply to fenil_shah:
see https://verificationacademy.com/forums/systemverilog/assertion-req-and-gnt-signals