Question is
Signal A is a pulse , unless signal B is asserted.
how can we write an assertion for this ??
Question is
Signal A is a pulse , unless signal B is asserted.
how can we write an assertion for this ??
In reply to kushagar:
Weak requirements.
Try solving it with straight code first
task automatic t_AB;
if (B) A==??;
else begin
A== ? ;
@(posedge clk)
A= !?; //??
endtask
always @(posedge clk)
fork t_AB();
join_none
See my paper 1) SVA Alternative for Complex Assertions
Verification Horizons - March 2018 Issue | Verification Academy
After you express your assertion with the SystemVerilog task approach, translate it into SVA, or just present your solution, and we can help you. The way you expressed your requirements are too vague.
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
For training, consulting, services: contact Home - My cvcblr