System Verilog Assertion - SVA - All the ones on the data bus should be contiguous

[verification_engineer_smart]

In reply to ben@SystemVerilog.us:

Thanks Ben. Will try and let you know.