System Verilog Assertion - SVA - All the ones on the data bus should be contiguous

[ben2]

In reply to ben@SystemVerilog.us:
Updated