System Verilog Assertion - SVA - All the ones on the data bus should be contiguous

SystemVerilog
,
14

In reply to verification_engineer_smart:

Show us your model.
Also, do you find a fault in the function I wrote?
Ben systemverilog.us