System Verilog Assertion - SVA - All the ones on the data bus should be contiguous

SystemVerilog
,
13

In reply to ben@SystemVerilog.us:

Ben

q is actually a 4 bit signal and the assertion seems to be failing when q is F, after reset_n is de asserted and then becomes 1 again.

Thanks