SVA: throughout vs until

[moogyd]

In reply to ben@SystemVerilog.us:
Hi Ben,
My test code is available on EDA playground throughout_vs_until_with.
Thanks,
Steven