SVA: throughout corner case | sig1 must be stable throughout sig2

[user49]

In reply to ben@SystemVerilog.us:

Oops on comment for the last assertion