SVA : Property is a tautology

SystemVerilog
, , , ,
11

In reply to foxtrot:

UE? Undefined End?
In any case, the @ (posedge gnt) 1’b1)
requires a positive transition on gnt.
If none, then you would get a not finished assertion.