SVA assertion for realtime variables

SystemVerilog
, , ,
5

In reply to sarth21:

The display values in logs are same. Yet the assertion fails. Can this happen because of DUT timescale 1ns/1ps.