Verification Academy
SVA assertion for realtime variables
SystemVerilog
systemverilog-checkers
,
SystemVerilog
,
UVM
,
assertion
SARTH21
June 30, 2021, 3:31pm
4
In reply to
bdreku
:
Thanks for the reply. The assertion still fails on posedge of
@indd_b
show post in topic