In reply to ben@SystemVerilog.us:
In reply to nimitz_class:
(!g_clk || g_clk) is equal to true (same as true or false.
Yes, so in my case, I will not know whether the clock will be tied to 1 or 0 when clock enable is low. So, can I write the assertion this way?