Verification Academy
SV assertion for clock gating & Reset check
SystemVerilog
SystemVerilog
user49
August 7, 2021, 4:39pm
21
In reply to
nimitz_class
:
(!g_clk || g_clk) is equal to true (same as true or false.
show post in topic