SV Assertion/Checker for stable input before the posedge of clock

[new_to_uvm]

In reply to ben@SystemVerilog.us:

Thank You Ben!