In reply to poonamnlwd:
Please use code tags making your code easier to read. I have added them for you.
There is no standard that defines the interaction between VHDL and SystemVerilog, although most simulation tools provide methods to connect the two. You will need to refer to your tool documentation or contact your tool vendor for additional assistance.