In reply to meeteedesai:
The RTL simulation does not really take care for the jitter. It looks only on edges. The jitter is a sopecific topic which can be considered on gate level, because there you are considering the timing of the clock.
A typical approach is to develop your digital RTL and verify this without jitter. On gatelevel you can introduce the jitter an try to validate your design is still working.