Signal delay by X clock cycles in System Verilog

SystemVerilog
, , , ,
4

Hope you are doing well,I have a question that if we want to make synthesizable design for N cycle delay of 32 bit signal at output then what will be the verilog code for this. I will really appreciate your answer

Thank you