Signal delay by X clock cycles in System Verilog

[dave_59]

In reply to RenéPi:

fs_shift5_model_o <= repeat (5) @(posedge clk) fs_model_o;

buf() is not a function, it is a gate-level primitive that instantiates a process.