Set initial values of full signals of module

[dave_59]

In reply to ben@SystemVerilog.us:

It seems like you are asking about how to write a testbench:

https://fpgatutorial.com/how-to-write-a-basic-verilog-testbench/

http://www.testbench.in/TS_04_TESTBENCH.html