Sequence to check signal is high for 1 clock cycle and the low throughout the simulation

SystemVerilog
, ,
3

In reply to probilkumar:


$rose(pulse) |=> always !pulse;

Mentor, Questa, Aldec - all support this.
VCS version available on EDA playground does Not, latest versions could support.