In reply to ben@SystemVerilog.us:
I cannot edit the design file to replace $error with `uvm_error. Is there any way to do overloading or something else?
I want to turn off some assertions on failure, was thinking of using uvm demoter but cannot use on $error.