In reply to ben@SystemVerilog.us:
Ben,
What if rtl design has $error and I cannot edit that file? Is there a way to overwrite $error with `uvm_error?
In reply to ben@SystemVerilog.us:
Ben,
What if rtl design has $error and I cannot edit that file? Is there a way to overwrite $error with `uvm_error?