Reporting of assertion failures as uvm_errors

[sairam]

In reply to ben@SystemVerilog.us:

Thanks Ben i have implemented this in my code its working fine.