Register Modeling

In reply to Michael54:

Hi Michael, Thanks for the detailed description, I kind of get it that BACKDOOR accessing saves a lot of our simulation time. Could you please shed some light on ways of say extracting HDL paths for these CSRs, in a design module there will be like 1000 more CSRs, is there a way we could extract the HDL paths and extract them correctly?