In reply to Sourav:
You are using an extremely old version of the LRM which only describes the extensions to Verilog. Get the latest LRM