Regarding system verilog assertions

In reply to dave_59:

Thanks for the solution…but i didnt find the topic in systemverilog3.1a LRM in chapter 11