Regarding Method Overriding / Polymorphism SystemVerilog

[Ziggy]

In reply to dave_59:

Sorry it was a typo
Its “a=b” and not “b=a”