In reply to aale:
Code Tags I have added them for you.
Without all the code and a text file we can’t debug your problem.
SystemVerilog format specifiers are case insensitive; the output is always in lowercase except for certain conditions with unknowns.