Verification Academy
Randomization on clock edge
SystemVerilog
dist
,
clock
,
constraint-randomization
,
SystemVerilog
Sharandiva
December 18, 2015, 2:20am
3
In reply to
dave_59
:
Thanks for your response.
What is the outcome of this piece of code?
show post in topic