RAL read and write issues to Design

UVM
, ,
8

In reply to chr_sue:

Ok . Is there any reason for bus2reg not being called at least once . I see most of the posts they are encountering is 2 calls to bus2reg. I have sued set_auto_predict