Query on Timescale directive limitation

SystemVerilog
3

In reply to dave_59:

Hi Dave ,

Thank you for the explanation . Questasim throws error if any module doesn’t have timescale directive hence the problem is solved as it is mandatory to include timescale directive .

Regards,
Susmita