Problem while using `ifdef..`elsif..`else

SystemVerilog
,
2

In reply to SATYA369:

`ifdef DEF_1
  `define DEF_1OR2
`elsif DEF_2
  `define DEF_1OR2
`endif

`ifdef DEF_1OR2
//Block of code that needs to be executed
`endif