Pass Sequence as Formal Argument to Checker

SystemVerilog
, ,
8

In reply to hcglu:

I perfectly get your problem, my question was why you were using those tasks? (never seen before). Regards