Pass Sequence as Formal Argument to Checker

[hcglu]

In reply to ben@SystemVerilog.us:

I tried with other tools Synopsis aldec, Questa, it does not work.

Thank you Ben, I tackled many obstacles on my code with your and Dave posts.