In reply to Vanshlata_cdac:
Hi Vanshlata,
Just write a code, select the code you want to format and use the code menu from a toolbar (see the last menu at the top of the text box)and select the respective code patterns from VHDL, Verilog or SystemVerilog.
Then use Preview button to ensure that your code is formatted properly.